Hacker News
- CHERI: Capability Hardware Enhanced RISC Instructions https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/ 12 comments
Lobsters
- Capability Hardware Enhanced RISC Instructions (CHERI) https://www.cl.cam.ac.uk/research/security/ctsrd/cheri/ 15 comments hardware
Linking pages
- How (memory) safe is zig? https://www.scattered-thoughts.net/writing/how-safe-is-zig/ 701 comments
- Rust's Unsafe Pointer Types Need An Overhaul - Faultlore https://gankra.github.io/blah/fix-rust-pointers/ 273 comments
- The Tower of Weakenings: Memory Models For Everyone - Faultlore https://gankra.github.io/blah/tower-of-weakenings/ 120 comments
- Top Byte Ignore For Fun and Memory Savings | Blog | Linaro https://www.linaro.org/blog/top-byte-ignore-for-fun-and-memory-savings/ 57 comments
- Shape-shifting computer chip thwarts an army of hackers https://theconversation.com/shape-shifting-computer-chip-thwarts-an-army-of-hackers-159990 34 comments
- Secure the Border and Build the Wall â A Compendium of Access Control on Unix-Like OSes https://venam.nixers.net/blog/unix/2023/02/28/access_control.html 23 comments
- Super-Secure Processor Thwarts Hackers by Turning a Computer Into a Puzzle : ScienceAlert https://www.sciencealert.com/morpheus-computer-processor-is-forever-changing-its-microarchitecture-to-thwart-hackers 7 comments
- Rust's Unsafe Pointer Types Need An Overhaul - Faultlore https://faultlore.com/blah/fix-rust-pointers/ 7 comments
- Arm to Deliver CHERI-based Prototype to Tackle Security Threats - EE Times https://www.eetimes.com/document.asp?doc_id=1335237 2 comments
- cheri-linux · GitHub https://github.com/cheri-linux 0 comments
- UKRI Digital Security by Design: A £190M research programme around Arm’s Morello – an experimental ARMv8-A CPU, SoC, and board with CHERI support | Light Blue Touchpaper https://www.lightbluetouchpaper.org/2019/10/18/ukri-digital-security-by-design-a-190m-research-programme-around-arms-morello-an-experimental-armv8-a-cpu-soc-and-board-with-cheri-support/ 0 comments
- Security Analysis of CHERI ISA – Microsoft Security Response Center https://msrc-blog.microsoft.com/2020/10/14/security-analysis-of-cheri-isa/ 0 comments
- Flatter wait-free hazard pointers - Paul Khuong: some Lisp https://pvk.ca/Blog/2020/07/07/flatter-wait-free-hazard-pointers/ 0 comments
- How I hacked my way to the top of DARPA’s hardware bug bounty | by Malcolm Stagg | README_ https://readme.security/how-i-hacked-my-way-to-the-top-of-darpas-hardware-bug-bounty-b66ec53b1973?gi=a02a37d4b3f4 0 comments
- Secure Compilation | SIGPLAN Blog https://blog.sigplan.org/2019/07/01/secure-compilation/ 0 comments
- GitHub - DiscoverBSD/awesome-bsd: A collection of awesome BSD related stuff https://github.com/DiscoverBSD/awesome-bsd 0 comments
- How I hacked my way to the top of DARPA’s hardware bug bounty | by Malcolm Stagg | README_ https://readme.security/how-i-hacked-my-way-to-the-top-of-darpas-hardware-bug-bounty-b66ec53b1973?gi=94943ae457c0 0 comments
- How I hacked my way to the top of DARPA’s hardware bug bounty | by Malcolm Stagg | README_ https://readme.security/how-i-hacked-my-way-to-the-top-of-darpas-hardware-bug-bounty-b66ec53b1973?gi=a7ccdd362548 0 comments
Related searches:
Search whole site: site:www.cl.cam.ac.uk
Search title: Department of Computer Science and Technology: Capability Hardware Enhanced RISC Instructions (CHERI)
See how to search.