GitHub - xiaoyang-sde/rust-kernel-riscv: RISC-V kernel implemented with Rust - discu.eu

Reddit

async/await in action: rust-based kernel with efficient context switching https://github.com/xiaoyang-sde/rust-kernel-riscv 2 comments 31/3/2023 rust

Linked pages

GitHub - mit-pdos/xv6-riscv: Xv6 for RISC-V https://github.com/mit-pdos/xv6-riscv 25 comments
QEMU https://www.qemu.org/ 9 comments
GitHub - rcore-os/zCore: Reimplement Zircon microkernel in Rust. https://github.com/rcore-os/zCore 0 comments

Would you like to stay up to date with Rust? Checkout Rust Weekly.

Related searches:

Search whole site: site:github.com

Search title: GitHub - xiaoyang-sde/rust-kernel-riscv: RISC-V kernel implemented with Rust

See how to search.

Submit link to: